New year, new job? View the vacancies! More ...
HJM MT-Messtechnik ClearClean Systec & Solutions GmbH
cleanroom online
Deutsch English Frensh Hungarian Polish Czech Italian Spanish Dutch

All publications from IMEC Belgium

3D representation of the A14 device structure showing the 4 stacked nanosheets with its local routing and back side metal contact. A 4x4 IGZO 2T0C cell array where the read/write transistors (RTX/WTX) are located on the top/bottom levels with the corresponding connections.
  • ‌
  • Electronics (wafers, semiconductors, microchips,...)

Launch of new A14 and embedded DRAM process design kits (PDKs) accelerates research and innovation in logic and memory scaling

NanoIC extends its PDK portfolio with first A14 logic and eDRAM memory PDK

On 2nd February, 2026, the NanoIC pilot line, a European initiative coordinated by imec and dedicated to accelerating innovation in chip technologies beyond 2nm, announced the release of two new process design kits (PDKs): an A14 pathfinding PDK for advanced logic scaling and an eDRAM system explora…
Photos of the Veeco 300-mm oxide system for hybrid-MBE BTO on Silicon epitaxy. Cross-sectional Transmission Electron Microscopy image of the BaTiO₃/SrTiO₃/Si(001) heterostructure with high-resolution micrograph and atomic force microscopy images in inset.
  • ‌
  • Electronics (wafers, semiconductors, microchips,...)

First-Of-Its-Kind Solution For Barium Titanate Epitaxy on Silicon to Accelerate Datacom and Quantum Computing Applications.

Veeco and imec develop 300mm compatible process to enable integration of barium titanate on silicon photonics

Veeco Instruments Inc. (Nasdaq: VECO) and imec announced today that they have collaboratively developed a 300mm high volume manufacturing compatible process that enables the integration of barium titanate (BaTiO3 or BTO) on a silicon photonics platform. BTO is a promising material with unique electr…
The cleanroom at Imec forms the basis for NanoIC's PDKs, which are based on 2-nm process flows. (Image: Imec) / Imec's cleanroom provides the foundation for NanoIC's PDKs, based on 2 nm process flows. (Photo: Imec)
  • ‌
  • Workshop / Course

Major update of NanoIC’s Pathfinding N2 P-PDK empowers researchers and designers to learn and innovate on full SoC architectures

NanoIC adds advanced SRAM memory macros to its N2 pathfinding PDK

NanoIC pilot line, a European initiative coordinated by imec and dedicated to accelerating innovation in chip technologies beyond 2nm, announces the release of the N2 P-PDK v1.0, an important update of its N2 Pathfinding Process Design Kit (P-PDK). This new version introduces several new features, i…
Figure 1 – (Left) Transfer curves of 2D-pFET devices using defect-passivated synthetically-created bi-layer WSe2 films, with the best device showing Imax = 690µA/µm; (Right) TEM cross-section of the finalized dual-gated 2D pFET (Lch=channel length; TG=Top Gate; BG=Back Gate; S=Source; D=Drain; IL=Interlayer), in collaboration with TSMC. Figure 2 – (a) Dry etching into SiO₂; (b) Dry and wet etching, which stops selectively on the WS₂ monolayer channel, also removing the AlOx interlayer laterally along the entire channel length (in collaboration with Intel).
  • ‌
  • Electronics (wafers, semiconductors, microchips,...)

Collaboration with leading semiconductor manufacturers pivotal in optimizing the key modules for 2D-material device integration

Imec advances 2D-material based device technology beyond state of the art in support of the future logic technology roadmap

– Imec, in collaboration with leading semiconductor manufacturers, addressed key challenges in advancing 2D-material device technology, which is considered a long-term option for extending the logic technology roadmap.
– Collaboration with TSMC resulted in record performing WSe2 -based pFETs (with Im…
Imec pioneers full wafer-scale (300mm) production of solid-state nanopores with EUV lithography, as shown in the photo. © imec Cross-sectional and top-view TEM of the fabricated solid-state nanopore. Cross-sectional and top-view TEM of the fabricated solid-state nanopore.
  • ‌
  • Electronics (wafers, semiconductors, microchips,...)

Breakthrough enables scalable, high-precision biosensing applications in life sciences and healthcare

Imec demonstrates first wafer-scale fabrication of solid-state nanopores using EUV lithography

1. Imec has achieved the first successful wafer-scale fabrication of solid-state nanopores using EUV lithography on 300mm wafers. This innovation transforms nanopore technology from a lab-scale concept into a scalable platform for biosensing, genomics and proteomics.
2. Nanopores are hailed as gamech…
The cleanroom at Imec forms the basis for NanoIC's PDKs, which are based on 2-nm process flows.
  • ‌
  • Workshop / Course

Major update of NanoIC’s Pathfinding N2 P-PDK empowers researchers and designers to learn and innovate on full SoC architectures.

NanoIC adds advanced SRAM memory macros to its N2 pathfinding PDK

This week, at SEMICON Europe, the NanoIC pilot line, a European initiative coordinated by imec and dedicated to accelerating innovation in chip technologies beyond 2nm, announces the release of the N2 P-PDK v1.0, an important update of its N2 Pathfinding Process Design Kit (P-PDK). This new version…
Links: current CEO, Luc Van den hove, Right: imec CEO as of April 1, 2026, Patrick Vandenameele. CEO of imec starting April 1, 2026, Patrick Vandenameele.
  • ‌
  • Company

Imec Ensures Seamless Succession and Strategic Continuity

Leadership Transition at imec: Luc Van den hove Becomes Chairman, Patrick Vandenameele Appointed as Next CEO of imec

The Board of Directors of imec, a world-leading research and innovation hub in nanoelectronics and digital technologies, has appointed Patrick Vandenameele as the next Chief Executive Officer. Effective April 1, 2026, he will succeed current CEO Luc Van den hove, who will then assume the role of Cha…
Representatives of the twelve consortium members gathered at the International Iberian Nanotechnology Laboratory in Braga, Portugal.
  • ‌
  • Electronics (wafers, semiconductors, microchips,...)

Consortium to facilitate access to design infrastructure, training, and capital for European fabless semiconductor startups, small and medium enterprises and research organizations.

Imec coordinates EU Chips Design Platform

A consortium of 12 European partners, coordinated by imec, has been selected in the framework of the European Chips Act to develop the EU Chips Design Platform. Funded by Chips JU, the platform will facilitate access to advanced semiconductor design infrastructure, training, and capital for fabless…
Luc Van de Hofe and Nicole Hoffmeister-Kraut
  • ‌
  • Electronics (wafers, semiconductors, microchips,...)

New partnership enables an innovative network together with academia and industry partners to strengthen digital sovereignty in Europe

Baden-Württemberg attracts imec to lead development of chiplet-based technology for automotive applications

Imec, a world-leading research and innovation hub in nanoelectronics and digital technologies, and the State Government of Baden-Württemberg, Germany, today announced, at the Hannover Trade Fair, the launch of the Advanced Chip Design Accelerator (ACDA). The new imec competence center in Baden-Württ…
A look at the NEWSLETTER

Better informed: With YEARBOOK, NEWSLETTER, NEWSFLASH, NEWSEXTRA and EXPERT DIRECTORY

Stay up to date and subscribe to our monthly eMail-NEWSLETTER and our NEWSFLASH and NEWSEXTRA. Get additional information about what is happening in the world of cleanrooms with our printed YEARBOOK. And find out who the cleanroom EXPERTS are with our directory.

PMS Pfennig Reinigungstechnik GmbH Hydroflex C-Tec